Introduction {#Sec1}
============

Recently resistive random access memory (RRAM) has been investigated for the next-generation non-volatile memory applications \[[@CR1], [@CR2]\]. The RRAM device offers a promise for NVM application due to its simple structure, low power consumption, high density, fast program/erase speed, and low cost \[[@CR3]\]. Various materials like HfO~*x*~ \[[@CR4]\], TaO~*x*~ \[[@CR5], [@CR6]\], TiO~*x*~ \[[@CR7]--[@CR10]\], and so on have been reported by many groups. Other materials such as ZnO \[[@CR11]\], BaWO~4~ \[[@CR12]\], and so on have been reported also. Among of them, TiO~*x*~ is one of the most promising materials owing to its fab-friendly, good thermal stability, adequate band gap (\~3.0 eV) for low leakage, high dielectric constant (κ \~ 80), and so on \[[@CR13]\]. Kwon et al. \[[@CR14]\] have reported the bipolar resistive switching in Pt/TiO~2~/Pt structure at a high current compliance (CC) of 30 mA. Jeong et al. \[[@CR15]\] have reported the bilayer switching layers in a Pt/Ni/a-TiO~2~/Al~2~O~3~/Pt structure with a CC of \>1 mA. Park et al. \[[@CR16]\] have unveiled the multi-bit resistive switching operation in an Ir/TiO~*x*~/TiN structure with a CC of 1 mA. Goren et al. \[[@CR17]\] demonstrated bistable memory effect in Co/TiO~2~/TiO~*x*~/Co/Pd structure with a low CC of approximately 100 µA. Zeng et al. \[[@CR18]\] have reported resistive switching characteristics using a Pt/ZrO~2~/TiO~2~/Pt structure at a CC of 10 mA. Strachan et al. \[[@CR19]\] have reported the resistive switching characteristics using a Cr/Pt/TiO~2~/Pt structure at a CC of 250 µA.

Although many groups have reported these TiO~*x*~-based different RRAM devices, however, resistive switching characteristics by reducing device size as well as leakage current in a Cr/CrO~*x*~/TiO~*x*~/TiN structure have not been investigated yet. To obtain good resistive switching characteristics, both amorphous TiO~*x*~ switching and polycrystalline CrO~*x*~ oxygen vacancy supply layers are effectively combined with smaller device sizes. Microstructure and device size are confirmed by transmission electron microscope (TEM) image. The switching mechanism is owing to oxygen vacancy filament formation/rupture into the TiO~*x*~ switching layer. Weibull distribution plot of 100 randomly measured devices with a size of 0.4 × 0.4 µm^2^ shows good device-to-device uniformity with a yield of \>85 %. It is found that higher slope/shape factor indicates higher uniformity of the devices. By investigating the scale factor, it is found that the device can be operated with low voltage of ±1 V and a low current of \<300 µA. Long read pulse endurance of \>10^5^ cycles, stable data retention of \>6 h, and good program/erase (P/E) endurance with a pulse width of 1 µs are obtained, which indicate future application of this new Cr/CrO~*x*~/TiO~*x*~/TiN resistive switching memory device.

Experimental {#Sec2}
============

The Cr/CrO~*x*~/TiO~*x*~/TiN RRAM devices were fabricated using 8-inch SiO~2~/Si wafers. The device process flow is shown in Fig. [1](#Fig1){ref-type="fig"}. The thickness of SiO~2~ layer was 200 nm. A 200-nm-thick titanium-nitride (TiN) as a bottom electrode (BE) was deposited on SiO~2~ layer. Next 150-nm-thick SiO~2~ layer was deposited to different pattern via-hole sizes ranging from 0.4 × 0.4 to 8 × 8 µm^2^ using both photolithography and dry etching processes. Then, 8 inch wafer was broken to 2 × 2 inch^2^ pieces and did next step. The chromium (Cr) metal as a top electrode (TE) was deposited by radio frequency (RF) sputtering. The Cr metal target with a constant argon (Ar) gas flow rate of ten sccm was used. During deposition, chamber pressure and deposition power were 6 mTorr and 100 W, respectively. A TiO~*x*~ resistive switching layer with a CrO~*x*~ layer was observed after deposition of Cr TE. Finally, lift-off process was done to get a simple Cr/CrO~*x*~/TiO~*x*~/TiN structure. More than 150 devices for each size were obtained on a small piece of 8 inch wafer.Fig. 1The RRAM device with sizes ranging from 0.4 × 0.4 to 8 × 8 µm^2^

The memory characteristics were investigated by measuring 100 randomly picked devices. Thickness and microscopic structure of Cr/CrO~*x*~/TiO~*x*~/TiN RRAM device were analyzed by transmission electron microscopy with energy of 200 keV. Electrical characteristics were measured by Agilent 4156C/B1500 precision semiconductor analyzer. During measurement, the bias was applied on the TE and the BE was grounded.

Results and Discussion {#Sec3}
======================

Figure [2](#Fig2){ref-type="fig"}a shows TEM image of a typical via-hole size of 0.4 × 0.4 µm^2^. The length of via-hole is found to be approximately 0.5 µm. A thickness of Cr layer is approximately 150 nm. High-resolution TEM image on inside via-hole region confirms the layer-by-layer of Cr/CrO~*x*~/TiO~*x*~/TiN structure (Fig. [2](#Fig2){ref-type="fig"}b). The thickness of amorphous TiO~*x*~ layer is approximately 3 nm, which acts as a switching layer. This TiO~*x*~ layer is grown during the Cr TE deposition owing to lower Gibbs free energy of TiO~2~ (−887.6 kJ (mol)^−1^ at 300 K). In addition, reactive Cr TE is also partially oxidized at the Cr/TiO~*x*~ interface and creates CrO~*x*~ owing to lower Gibbs free energy of Cr~2~O~3~ of −694.88 kJ (mol)^−1^ \[[@CR20], [@CR21]\]. This CrO~*x*~ layer with a thickness of approximately 4 nm is polycrystalline. Elemental analysis of Cr/CrO~*x*~/TiO~*x*~/TiN structure has been explored by EDX spectrum. The existence of Cr, Ti, O, N elements in corresponding layers of 1, 2, 3 are shown in Fig. [2](#Fig2){ref-type="fig"}c. The peaks' position of Cr, Ti, O, N elements are found to be 5.4, 4.5, 0.4, and 0.28 keV, respectively. Due to both lower Gibbs free energy and deposition by sputtering, the defective CrO~*x*~ layer is formed or oxygen vacancy is observed in the CrO~*x*~ layer. Therefore, this CrO~*x*~ layer acted as an oxygen vacancy supply layer to form conductive filament into the TiO~*x*~ switching layer and good switching characteristics can be observed below.Fig. 2**a** TEM image of Cr/CrO~*x*~/TiO~*x*~/TiN RRAM device with a via-hole size of 0.4-µm device. **b** HRTEM image shows a CrO~*x*~ layer in between TiO~*x*~ switching and Cr electrode because of partially oxidization of Cr metal during deposition. **c** EDX spectrum confirms the presence of Cr, Ti, O, and N elements in*1*,*2*, and*3* denoted layers of (**b**)

Figure [3](#Fig3){ref-type="fig"}a exhibits the current--voltage (I--V) switching characteristics of a 0.4-µm device at a CC of 300 µA. Voltage sweeping direction is shown by arrows 1--4. The device requires a very small forming voltage (*V* ~form~) of 0.9 V because of both thin TiO~*x*~ switching layer and vacancy supply from the CrO~*x*~ layer. Small SET (*V* ~SET~) and RESET voltages (*V* ~RESET~) are found to be 0.6 and −0.6 V, respectively. The RESET currents are found to be 314 and 391 µA for first and second cycle, respectively.Fig. 3Current--voltage characteristics with device size-dependence switching of 100 measured devices. **a** Bipolar *I*--*V* switching characteristics. **b** Cumulative probability of RESET currents for 0.4-µm device at a low CC of 300 µA, **c** Box chart plot of IRS, HRS, and LRS of 0.4, 1, and 8 µm devices. *Error bars* mean a range of total data distribution

Cumulative probability of RESET currents for the first and second cycles is shown in Fig. [3](#Fig3){ref-type="fig"}b. At a 50 % probability, the RESET currents are found to be 329 and 344 µA for 1st and 2nd cycles, respectively. The RESET current is slightly higher (\~15 %) than current compliance owing to small current overshoot effect, which can be reduced by optimizing operation current. Further study is needed to evaluate this effect. This current overshoot effect is happening during formation or SET of the devices. Therefore, this structure provides good current clamping and minimizes current overshoot effects, even a one-resistor (1R) configuration.

Cumulative probability of initial resistance state (IRS), high resistance state (HRS), and low resistance state (LRS) for three different device sizes of 0.4, 1, and 8 µm is shown in Fig. [3](#Fig3){ref-type="fig"}c. The average values of IRS are 457.5, 46.5, and 670 Ω for the 0.4-, 1-, and 8-µm devices, respectively. The leakage currents increase with increasing device sizes, which are owing to the presence of much higher amount of defects or oxygen vacancies (*V* ~o~) in larger device sizes. The average values of HRS/LRS are 144/2.7, 1.5/1.2 kΩ, and 188/175 Ω for 0.4, 1, and 8 µm, respectively at a read voltage (*V* ~read~) of 0.2 V. This implies that large size devices (1 and 8 µm) do not show the bipolar resistive switching at a low CC of 300 µA. By reducing the device size as well as leakage current, good resistive switching characteristics could be observed even a simple structure has been designed and fabricated here. In addition, it is found that a non-zero current of approximately 2 × 10^−7^ A is observed at initial and high resistance state, which might possibly be due to capacitive effect. However, a further study is needed.

Figure [4](#Fig4){ref-type="fig"}a shows weibull distribution of IRS, HRS ,and LRS for the 0.4-µm devices. These narrow dispersion values interpret that device-to-device uniformity is good with a yield (i.e., switchable devices with consecutive 2 cycles and resistance ratio is \>2) of 85 %. We can justify successive switching devices or reliability test as follows by weibull distribution plot \[[@CR22]\]. Mathematically, this can be expressed as$$\documentclass[12pt]{minimal}
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                \begin{document}$$ F\left( Q \right) = 1 - \exp \left[ { - \left( {\frac{Q}{{\alpha_{63\% } }}} \right)^{\beta } } \right], $$\end{document}$$ Fig. 4Weibull distribution of **a** IRS, HRS, and LRS, **b** formation, **c** SET, and **d** RESET voltages for 100 arbitrary picked 0.4-µm deviceswhere *F*(*Q*) is the cumulative distribution function of failure, *Q* is the values of measured data, *β* is the slope value of weibull distribution curve or shape factor which signifies the statistical dispersion of data, and *α* ~63 %~ is the scale factor value from weibull distribution at approximately *F* = 63 %. Higher *β* value means that distribution is more uniform. The uniform distribution means that the fitting line should be perpendicular on *X*-axis. Using Eq. ([1](#Equ1){ref-type=""}), weibull distribution patterns of IRS, HRS, LRS, *V* ~form~, *V* ~SET~, and *V* ~RESET~ for the 0.4-µm devices have been depicted in Fig. [4](#Fig4){ref-type="fig"}. Using Eq. ([2](#Equ2){ref-type=""}), the values of *β* are found to be from the fitting curves, as shown by straight line. The *β* value of LRS (2.5) distribution is narrower than those of both HRS (1.84) and IRS (1.1), as listed values in Table [1](#Tab1){ref-type="table"}. In addition, IRS distribution of the 0.4-µm devices is narrowest as compared to widely scattered *β* values for 1-µm (0.46) and 8-µm (0.96) devices (not shown here), which may also related to the higher leakage.Table 1Values of *β* and *α* ~63 %~ for the Cr/CrO~*x*~/TiO~*x*~/TiN with a device size of 0.4 µmParametersSlope/shape factor (*β*)Scale factor (*α* ~63 %~)IRS1.1431.5 kΩHRS1.84139.5 kΩLRS2.56 kΩ*V* ~form~10.40.97 V*V* ~SET~7.340.66 V*V* ~REST~3.9−0.64 V

It is found that the average values of *V* ~form~, *V* ~SET~, *V* ~RESET~ for the 0.4-µm devices are 0.9, 0.7, and −0.54 V, respectively. As compared to the *V* ~SET~, a small *V* ~form~ of 0.9 V is necessary to switch a pristine device or it is like a forming-free device, which is very useful for integrated circuit (IC) application and saving extra device process step as well as low cost. The formation step can be avoided by reducing voltage of \<3 V then the device will be used directly after fabrication. A 3 V battery can be used directly to program/erase this memory device or extra voltage amplifier which is used in Flash memory is not needed. The *β* values of *V* ~form~, *V* ~SET~, and *V* ~RESET~ are 10.4, 7.34, and 3.9 (Fig. [4](#Fig4){ref-type="fig"}b--d), which suggests that formation of the devices is more uniform than those of the SET and RESET voltages. The values of standard deviation of *V* ~form~, *V* ~SET~, and *V* ~RESET~ are 0.174, 0.189, and 0.139, respectively, which assert good device-to-device uniformity yield.

The values of scale factor (*α* ~63 %~) for the HRS and LRS are found to be 139.5 and 6 kΩ, respectively. A resistance ratio of approximately 20 is obtained. For a single bit operation, a resistance ratio of \>2 is enough to indentify '0' and '1' states \[[@CR1], [@CR3], [@CR23]\]. The higher resistance ratio is better for MLC operation. Therefore, scientists are as large as resistance ratio with maintaining other memory parameters, which is also good for future application. The values of *α* ~63 %~ for the *V* ~form~, *V* ~SET~, and *V* ~RESET~ are found to be 0.97, 0.66, and −0.64 V, respectively. This suggests that the device could be operated at low voltage of ±1 V.

To evaluate the current conduction mechanism, LRS shows ohmic and HRS shows the space-charge-limited current conduction (SCLC). Stochastic filament formation in TiO~*x*~ layer by oxygen vacancy will lead to respond to the ohmic nature of LRS. On the other hand, injected electrons through the electrodes are exceeded than those thermally generated free electrons in the TiO~*x*~ layer. Therefore, oxygen vacancy filament formation/rupture into the TiO~*x*~ layer under external bias is the switching mechanism, which is also reported by other research groups in different structures \[[@CR14], [@CR19], [@CR24]\]. In the Cr/CrO~*x*~/TiO~*x*~/TiN structure, when positive bias is applied on the Cr TE then the potential is distributed in series of TiO~*x*~ and CrO~*x*~ layers. It is true that TiO~*x*~ layer has more insulating property than the CrO~*x*~ layer. Therefore, the potential drop on a pristine device is higher across the TiO~*x*~ layer. Then, Ti--O bonds start to break and electrical conductivity of the TiO~*x*~ layer is increased. In this situation, the potential drop (*V* \> *V* ~form~ \> *V* ~SET~) across CrO~*x*~ layer is increased, which results in the oxygen vacancies as a positive charge in the CrO~*x*~ layer moving towards TiO~*x*~ layer as well as the *V* ~o~ filament is formed into the TiO~*x*~ layer (Fig. [5](#Fig5){ref-type="fig"}a). The device switches from IRS (or HRS) to LRS. By applying negative bias (*V* \< *V* ~RESET~) on the Cr TE, the oxygen vacancies attracted toward the TE and stored into the CrO~*x*~ layer, which results that the filament is broken (Fig. [5](#Fig5){ref-type="fig"}b). Then, the device switches back from LRS to previous HRS. However, there is difference in between IRS and HRS because of Ti--O bonds break during the formation of filament initially. Due to these CrO~*x*~/TiO~*x*~ bilayers' action, repeatable bipolar resistive switching cycles are observed.Fig. 5Schematic illustration of switching mechanism. **a** Under SET operation, the oxygen vacancy is migrated from CrO~*x*~ layer to the TiO~*x*~ switching layer and oxygen vacancy conducting filament is formed. **b** Under RESET operation, the oxygen vacancy is moved toward CrO~*x*~ layer from the TiO~*x*~ layer and the filament is ruptured

To explore the performance potentiality of the Cr/CrO~*x*~/TiO~*x*~/TiN RRAM devices, program/erase (P/E) endurance and data retention characteristics have been evaluated (Fig. [6](#Fig6){ref-type="fig"}). The memory device shows long read pulse endurance measured at *V* ~read~ of 0.2 V (Fig. [6](#Fig6){ref-type="fig"}a). The device is programed with difference CCs of 300 and 500 µA. After programing the data are read with a pulse width of 500 µs. The LRS values for CCs of 300 and 500 µA are 5 and 3 kΩ, respectively. The value of LRS decreases with increasing current compliance, which can be used as a multi-level cell. After erasing the data are read with a pulse width of 500 µs. The long read pulse endurance of \>10^5^ cycles is obtained. Good data retention of 6 h with a good memory window (HRS/LRS) of approximately 40 can be achieved from this RRAM device (Fig. [6](#Fig6){ref-type="fig"}b). This memory device shows good P/E endurance of \>500 cycles at *V* ~read~ of 0.2 V (Fig. [6](#Fig6){ref-type="fig"}c). A P/E pulse width of 1/1 µs and voltage of 3/−2 V are applied. A small fluctuation of LRS in both data retention and P/E endurance was observed, which can be assumed to be the generation and redistribution of oxygen vacancies in the TiO~*x*~ switching layer owing to rapid increasing pulse operation. Shen et al. \[[@CR25]\] have also discussed about the P/E endurance failure in Pt/BST/SRO RRAM structure due to generation and redistribution of defects in switching material. Further improvement is needed for P/E cycles. Eventually, this memory device with reducing size has very keen potential for future nanoscale non-volatile memory application.Fig. 6**a** Long read pulse endurance of \>10^5^ cycles, **b** Stable data retention of 6 h at a CC of 300 µA, and **c** Good endurance of \>500 cycles at a small program/erase pulse width of 1/1 µs obtained for this new Cr/CrO~*x*~/TiO~*x*~/TiN RRAM device

Conclusions {#Sec4}
===========

In summary, observation of resistive switching memory by reducing device size as well as leakage current has been revealed in a new Cr/CrO~*x*~/TiO~*x*~/TiN RRAM device. By measuring 100 random devices it is found that a smaller size device has lower leakage current and resistive switching characteristics are observed. Both TEM image and EDX spectrum confirm a device size of 0.4 × 0.4 µm^2^ with the presence of amorphous TiO~*x*~ and polycrystalline CrO~*x*~ layer is also observed. The 0.4-µm devices can perform resistive switching at a low CC of 300 µA owing to lower leakage current as compared to larger size devices. Weibull plots of IRS, HRS, LRS, *V* ~form~, *V* ~SET~, and *V* ~RESET~ show that more than 85 % devices have good switching with tight distribution. The slope/shape factor indicates the device uniformity. The resistive switching is due to the formation/rupture of oxygen vacancy filament in the TiO~*x*~ switching layer and the CrO~*x*~ layer acts as a vacancy supply layer. Therefore, long read pulse endurance of \>10^5^ cycles, data retention of \>6 h, and P/E endurance of \>500 cycles with a pulse width of 1 µs at a low operation current of 300 µA are obtained. It is concluded that a new Cr/CrO~*x*~/TiO~*x*~/TiN RRAM device has a simple fabrication process and good resistive switching memory characteristics, which will be very promising for future nanoscale non-volatile memory application.
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